

# **A Pipelined Educational Simulator**

# for the ARM Processor

#### Student: Chia Wei Qi, Belinda (U1921923E)

	ARM Code	Memory Register		
Line Cycles 01 02 03 04 05 06 07 08 09 10 11 12				
		Name	Value	20000040 0 0 0 0 0 0 0 0 0
IF ID EX ME WB	Assemble Dun Step Postart	rO	0	20000060 0 0 0 0 0 0 0 0 0 0 20000080 0 0 0 0 0 0 0 0 0 0
	Assenible Run Step Restan	r1	0	
U IF ID EX ME WB		r2	0	20000000 0 0 0 0 0 0 0 0 0 0
	Pipeline	r3	0	20000100 0 0 0 0 0 0 0 0 0 20000120 0 0 0 0 0 0 0 0 0
		r4	0	
2 S IF ID EX ME WB	Select instruction: All	r5	0	20000180 0 0 0 0 0 0 0 0 0
3		r6	0	200001a0 0 0 0 0 0 0 0 0 0 200001c0 0 0 0 0 0 0 0 0 0 0
IF ID EX ME WB	Select branch stage: Decode V	r7	0	
4 IF ID FX ME WB	Onland data mother day (Data Seguration	r8	0	20000220 0 0 0 0 0 0 0 0 0
5	Select data methods: Data Forwarding	r9	0	20000240 0 0 0 0 0 0 0 0 0 20000260 0 0 0 0 0 0 0 0 0
IF ID EX ME WB		r10	0	
6	ADDI R1, R1, 1	r11	0	200002c0 0 0 0 0 0 0 0 0 0
	ADDI R2, R2, 0 CBNZ P2 forward	r12	0	20000220 0 0 0 0 0 0 0 0 0 0
	ADDI R1 R2 4	r13 (sp)	0	20000320 0 0 0 0 0 0 0 0 0 20000340 0 0 0 0 0 0 0 0 0
	ADDI R0, R6, 2	r14 (lr)	0	20000360 0 0 0 0 0 0 0 0 0
	forward SUBI R1, R2, 4	r15 (pc)	0	20000380 0 0 0 0 0 0 0 0 0 0
	STUR R1, [R2, 20000000]	CPSR	0x0	200003c0 0 0 0 0 0 0 0 0 0 0 200003e0 0 0 0 0 0 0 0 0 0
Outcome	LDUR R0, [R2, 20000000]	oron	0,00	
	MOV R3, #20			
Number of cycles: 12 Number of RAW: 2 Number of Stalls: 1				
Number of instructions: 7 Number of WAR: 1 Number of Iterations: 0				
Steady State CPI: 1.1428571428571428 Number of WAW: 0 Number of Control Hazards: 1	EXCEPTION:			
Number of Previous Target: 0				
·				

#### Introduction:

It is an educational simulator that can be an interventive tool for training and a diagnostic tool for

analysis and processes. Students studying Advanced Computer Architecture can use the simulator to

Supervisor: Dr. Smitha Kavallur Prisharath Gopi

#### Purpose:

To develop an educational simulator tool to display a pipelined ARM processor. It will assemble ARM instructions and display ARM pipeline and memory registers.

# **Problem:**

There are many simulators available on the Internet related to ARM Architecture. However, some have lesser visual aids to show the pipelined cycles of the RISC architecture. Furthermore, some have limited features for learning Advanced Computer Architecture.

# **Solution**:

To create a web application to act as an educational simulator to enable students to have fun learning Advanced Computer Architecture. The software stack used includes HTML, CSS, C#, and JavaScript.

# **Special Acknowledgements:**

Special thanks to Dr. Smitha Kavallur Prisharath Gopi for her guidance and insightful feedback through the entire Software Development Lifecycle.

